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Abstract: The switching performance of both the 
bipolar transistor and gate turnoff thyristor is 
improved when used in a cascode switch configu- 
ration. ‘Snubberless’ turnoff occurs without 
second breakdown and the technique results in 
shorter saturation delay times, faster current fall 
and higher operational sustaining voltages than 
obtained with conventional switching techniques. 
Improved switching performance is traded for 
increased drive circuit complexity and an 
increased on-state power loss associated with two 
series connected power semiconductor switches. 
The circuit techniques features and performance of 
two 720VDC,  320A cascode switches are pre- 
sented. The bipolar transistor cascode switch is 
tested up to 100 kHz, whereas tail current power 
loss limits the GTO thyristor cascode switch to 
16 kHz. 
1 Introduction 
The switching performance of snubberless cascode con- 
nected bipolar devices has been extensively investigated. 
The snubberless ‘emitter’ switch, using a fast switching 
low-voltage MOSFET or bipolar transistor in series with 
the emitter of a high-voltage bipolar transistor has been 
shown at turnoff to give reduced storage and current fall 
times [l-71. At turnoff, the emitter of the high voltage 
transistor is open circuit, thereby preventing reverse bias 
second breakdown. All the collector current is diverted to 
the base, and the switch undergoes fast and safe square 
load-line switching within the safe operating area 
bounded by the collector-to-base breakdown voltage. 
The consistency in turnoff characteristics, including 
temperature effects, was considered at high voltages, 
but at currents below 20 A [l]. Recent work by the 
authors significantly increased the emitter switch rating 
to 6 0 0 V D C  and 100A switching at 20 kHz [7]. A 
‘snubberless’ 720 V DC, 320 A, 100 kHz, bipolar tran- 
sistor emitter switch is presented in this paper. Available 
bipolar transistors will allow these ratings to be extended 
to figures in excess of lo00 V D C  and 500 A at 100 kHz. 
The 1000 V D C  limit can only be practically exceeded by 
using GTO thyristor technology. 
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The ‘rec cathode’ switch, using a GTO thyristor 
(GTO) in series with a low-voltage diode in the cathode 
and incorporating a conventional RCD turnoff snubber, 
has been operated at 6 1 0 V D C  and 550A giving 
improved GTO turn off characteristics [SI, albeit at a 
low switching frequency. A snubberless ‘cathode’ switch, 
using a high-voltage GTO thyristor in series with a 
MOSFET in the cathode, was initially demonstrated at 
low voltage and current levels of 270VDC, 10A [9]. 
These limits were extended to 500 V D C  and 300 A for a 
single pulse [lo]. A ‘snubberless’, 720 V D C  320 A, 
16 kHZ, GTO cathode switch is presented here and in 
References 1 1  to 13. 
The turnoff requirements for the emitter switch and 
the cathode switch are very similar, whereas the turnon 
base requirements for the emitter switch are complicated 
by low transistor gain. Switch robustness is achieved by 
the elimination of current pinching at turnoff because the 
cathode or emitter is open circuit, and thus second break- 
down is prevented. GTO tail current associated power 
loss and dissipation constraints, limit the cathode switch 
upper operating frequency. 
2 Basic cascode switch configurations 
Fig. 1 shows two simplified cascode switch configu- 
rations, one using a bipolar transistor as the high-voltage 
switching element, Fig. l a ;  the second circuit, Fig. lb, 
using the GTO thyristor as the main switching element. 
The turnoff circuits are the same for both switch types. 
In each case turn off of the main switching element, TI is 
achieved by simultaneous 
(a) removal of the steady-state on-drive current I,, 
(b) turnoff of the cascode MOSFET T,  
(c) turnon of the clamp MOSFET T,  
c el 
TS 2% ov T C  
U ov 
a 
Fig. 1 
a Emitter switch using bipolar junction transistor 
b Cathode switch using gate turnoff thyristor 
Basic cascode switch configurations 
b 
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At turnoff the load current is diverted from T,  to the 
clamp MOSFET T,  and the high-voltage bipolar switch 
T, turns off with unity reverse current gain. The bipolar 
transistor acts like a diode as the collector junction 
recovers, whereas the GTO behaves like a p n p  transistor 
turning off in the V,,, mode, or a V,,, turnoff mode if 
anode shorts are incoporated. The Schottky diode D, 
prevents reverse current through the cascode switch when 
used in a bridge-leg configuration. 
At turnon, the load current is diverted from the load 
freewheel diode D , to the cascode switch by simultaneous 
(a) application of the on-drive current I,, 
(b) turnon of the cascode MOSFET T, 
(c) turnoff of the clamp MOSFET, T,  
3 Voltage clamps and snubber circuits for the 
cascode switch 
Similar anode and collector associated circuits are used 
on both the GTO thyristor and bipolar transistor 
cascode switches. A combination of turnon snubbers, RC 
turnoff snubbers and turnoff voltage clamps are used as 
shown in the circuit of Fig. 2. These circuits reduce 
switching stress and absorb energy associated with stray 
inductance. The conventional RCD turnoff snubber is not 
used. 
+ I :  
m 
a 
A- 
b 
Fig. 2 
a Emitter switch 
b Cathode switch 
Cascode switch circuit diagrams 
3. I Linear inductor turn on snubber 
The air-core inductor L, + L,  controls the reverse 
recovery dildt of diode D,, at switch turnon, according 
to dildt = VJL. A byproduct of this function is a 
reduction in switch loss at turnon. The turnon inductor is 
shown in Fig. 2 in two parts, L, and L, , so as to provide 
the correct functions for a bridge-leg configuration. 
3.2 Voltage clamps 
At turnoff, the load current transfers to the freewheel 
diode D,, and $(L, + L2)Zi is dissipated in the voltage 
clamp resistor R, .  Because of the energy stored in L ,  
+ L,, the capacitor C ,  voltage increases and the reset 
current flows through R ,  into the supply V,.  The para- 
sitic inductance of R ,  has a significant effect on the 
amplitude of the capacitor reset current. The maximum 
switching frequency is limited to about 1/3R,C, Hz. 
Typical inductor current and capacitor voltage wave- 
forms are shown in Fig. 3. 
DT100-900 
2 2 0 A  
I -2, 
Fig. 3 Voltage clamp waveforms 
Upper trace: Capacitor C, voltage, 150 V/div 
Lower trace: Inductor L ,  current, 50 A/div ] V,,,, = 600 V time scale = 3ps/div 
A second function of the voltage clamp is to control 
voltage overshoot during freewheel diode reverse 
recovery. A procedure exists to produce an optimal 
design voltage clamp [14].  
3.3 Saturable reactor turnon snubber 
The saturable reactor LS, used only on the emitter 
switch, performs a turn on snubber function, supporting 
voltage during the collector voltage fall until the core 
saturates. After the collector reaches a low voltage, the 
core saturates and the collector current rises rapidly. This 
component can be dispensed with if turnon loss is accept- 
ably low. 
3.4 Current transformer 
The current transformer CT, in Fig. 2 provides the main 
proportional base drive for the bipolar transistor and 
negative cathode current for the GTO at turnoff. It is not 
essential for the cathode switch, but convenient. 
At switch turn off LS, and C T ,  are reset by the 
voltage clamp V C , .  As with L,, stored energy is trans- 
ferred to the voltage clamp and dissipated in R , .  It is 
arranged by the value of capacitance, and the relative 
levels of stored energy in each magnetic component, that 
the voltage of clamp V C ,  is greater than that of clamp 
V C ,  for a specified time. This allows CT, and LS, to 
reset [ 11). The voltage reached by V C ,  must be less than 
the breakdown voltage of the main switch T,. 
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The total inductance in series with the collector is 
3 pH of which 2.2 pH is contributed by L, + L,  and the 
remaining 0.8 pH is due to the current transformer CT,, 
saturable reactor LS, and stray inductance. The value of 
the centre tapped inductor L, + L, is decreased to 1 pH 
for the cathode switch. 
The reset of CT, and LS, is protracted by an apparent 
increase in inductance as the current in each element 
reaches its magnetising current level. The time constant 
of the LC oscillation between the inductance of CT, plus 
LS, and C ,  is subsequently extended. Consider the 
current transformer model in Fig. 4. 
d 
Fig. 4 Model for current transformer CT,  
The magnetising current i ,  increases linearly and is 
related to the secondary voltage v, according to 
dim 
dt 
vb = 0$5 = L, - 
To prevent saturation it is essential to reduce i ,  to zero 
during the switch off time. The primary current i ,  is 
increased above that required for secondary current is by 
the magnetising current i ,  , i.e. 
i, = i ,  + 5i,  (= i ,  + ib) (2) 
In resetting the CT the first stage is to reduce the second- 
ary current is hence ib to zero. The primary current i ,  is 
reduced to the magnetising current level i,. When the 
secondary current reaches zero, the LC oscillation circuit 
changes from C ,  and L, to C ,  and L, + L,. The quarter 
period of oscillation is effectively increased from 
Eqn. 2 shows that at low primary current levels the 
magnetising current must be minimised, which is 
achieved by maximising the magnetising inductance L, . 
But to minimise the current reset quarter-period oscil- 
lation, the magnetising inductance must be minimised. 
The total off time, before switch turnon can safely be 
initiated, is 2.6 ps, and comprises 0.6 ps for the maximum 
storage time and voltage rise time and 2 p s  for resetting 
the CT and saturable reactor. 
hJ(L,  C2) to hJC(L, + Lm)C,I* 
3.5 RC snubbers 
Inductance unclamped by the voltage clamps V C ,  and 
V C , ,  resets in a small, low inductance RC snubber (1 R, 
10 nF) across the cascode devices TI and T,  . 
On a 700 V DC rail, switching the GTO at 16 kHz, 
from C V X  a 78 W, 1 R snubber resistor is notionally 
required. Such a bulky resistor would have significant 
parasitic inductance, rendering the RC circuit ineffective. 
Fortunately the 78 W power dissipation requirement is 
not applicable, and less than 20 W is acceptable up to 
50 kHz. 
The GTO cathode switch anode voltage rise and fall 
times t f  are typically 200 ns. Since the RC circuit has a 
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very short time constant (z = 10 ns) minimal loss occurs 
in the snubber resistor during anode voltages rise and fall 
periods [l5]. Resistor loss is approximated by 
P R  1: CV’f = 3.8 W z + tf (3) 
The primary function of the RC snubber is to absorb the 
energy associated with stray inductance L,. The RCL 
circuit formed is critically damped to minimise the 
voltage overshoot as the energy stored in inductor L, is 
dissipated in the resistor. This damping function becomes 
active when the anode voltage exceeds the DC supply rail 
voltage at turnoff. Resistor power loss at 300A, with 
7 nH of unclamped stray inductance is given by 
P R  = $L, I ’ f =  5 W (4) 
The total resistor power loss is therefore 5 + 3.8 = 8.8 W. 
At switch turnon, almost all the energy stored in the 
RC-snubber 10 nF capacitor, 36.2 W of 40 W, is dissi- 
pated in the GTO. If a linear voltage fall is assumed, 
from i = C dV/dt,  a 35 A square wave current flows for 
the 200 ns voltage fall time. Since inductive turnon snub- 
bers are used, switch turnon loss due to the load current 
is minimal. 
At switchoff the 10 nF capacitor acts to divert current 
from the switching device. The bipolar switch loss during 
current fall is decreased, depending on the current fall 
time. At rated current 320 A, on a 720 V DC rail, bipolar 
switch turnoff loss is decreased. The extra 36.2 W of 
turnon loss is therefore compensated for by the decrease 
in turnoff loss. 
The snubber is distributed in two RC circuits, each 
consisting of 4.7 nF + 2, R, where the 2 R resistance is 
made up of five 10 R, 2 W carbon composition, high 
working voltage, low inductance resistors. For high duldt 
capability, 4.7 nF, 2000 V metallised polypropylene capa- 
citors were used. 
4 Bipolar transistor emitter switch 
Fig. 5 shows a detailed circuit diagram for the bipolar 
transistor emitter switch that has been examined at 
720 V DC, 320 A at switching frequencies in excess of 
50 kHz. The npn bipolar junction transistor used to 
obtain these ratings was a DT500-1000, which is a 400 A, 
900 V, 44 mm diameter triple diffused discrete device. 
Fig. 5 Detailed circuit diagram of emitter switch 
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The ideal collector voltage and current switching cycle 
waveforms shown in Fig. 6 are used to illustrate various 
circuit features and operational details. 
Vc, - 7 2 0 V  
______-__----_,id--- ---- - - 
5 
t 
I (boost I I fall I staae 1 
satu ration 1 delay 
I-ON - - + L O F F  - 
Fig. 6 
turnoff stages 
Collector voltage and current waveforms showing turnon and 
4.1 Turnon 
A three stage, optimal, adaptive base drive circuit is used 
to bring the transistor into conduction and to avoid 
overdrive, which would result in prolonged saturation 
delay at turnoff, particularly with very short on times. 
Before turnon, the inductive load current I, flows 
through the freewheel diode Dfl. The transistor emitter 
switch is brought into conduction by simultaneous 
(a) turnoff of the clamp MOSFETs T,  
(b) turnon of the emitter MOSFETs T,  and the base- 
drive MOSFET To, 
4.1 .I Stage 1, voltage fall: A 20 A current pulse estab- 
lished at 400 A/ps is fed into the transistor base via To,. 
After a turnon delay t of 100ns, the collector voltage 
falls to below 8 V in less than 200 ns (t,J at which time 
the 20 A turnon pulse is removed within 30 ns. The satur- 
able reactor LS, restricts the collector current to the 
reactor magnetising current for 200 ns while the collector 
voltage falls to near zero. 
Detection of the low collector voltage on-state condi- 
tion (< 8 V) is performed by the very fast detection circuit 
shown in Fig. 7a. The temperature independent, high 
voltage threshold of 74AC technology is used as a fast, 
low current, inexpensive collector voltage level detector. 
The output signal of the circuit in Fig. 7a is used to 
turnoff the MOSFET To,. 
The adaptive removal of the 20A start pulse as the 
collector voltage falls to c8 V, ensures the base of any 
transistor has been provided with optimal base charge. 
All the delivered base charge is used in reducing the col- 
lector voltage as junction capacitances are charged. Pro- 
longed saturation delay at turnoff is avoided at very low 
collector currents. 
4.1.2 Stage 2, freewheel diode reverse recovery: The 
air core multistrand wound inductor L ,  + L, controls 
the initial collector di/dt to 200A/ps as the freewheel 
diode D, recovers as shown in Fig. 6. The boost winding 
CTlb of the current transformer CT, is connected to the 
base via MOSFET Tb.  A base current of 40% of the col- 
lector current magnitude attempts to compensate for the 
diode high recovery current. The high di/dt collector 
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current causes the transistor to desaturate, reaching a 
maximum collector voltage at the peak of the diode 
recovery current. 
Given the very wide collector current range, 0 to 
320 A, it is not possible to actively control the base 
current during diode recovery so as to prevent the tran- 
sistor from leaving the saturated on state. The instanta- 
neous base current &(to) is proportional to the collector 
current ic(to), neglecting any current transformer magne- 
tising current, that is 
&(to) = 0.4ic(t0) (5 )  
The base current causes electrons to be injected from the 
n+ emitter into the p-base region. Electrons take a finite 
time zB to traverse the effective base width WB and reach 
the collector space charge layer, SCL. The base transit 
time zB is given by [ 161 
zB = W;/2D, (6) 
where the diffusion constant D,(10'6/cc) = 35 cm2/s and 
the effective base width W, = 18 pm. The transit time 
from emitter SCL to collector SCL is therefore 50 ns. 
Electrons associated with the base current ib(to) reach 
the collector at time to + z B ,  by which time the collector 
current has increased from ic(to) to ic(to + zB), 
ie(t0 + zB) = ic(to) + zB . di/dt (7) 
which at 200 A / p  recovery current means the collector 
current has increased by 10 A and insufficient electrons 
are at the collector. The collector voltage rises, with the 
collector junction SCL penetrating into the base until a 
sufficiently high minority carrier charge is reached. Effec- 
tively the base width WB decreases between the emitter 
junction SCL and collector junction SCL, hence the base 
transit time decreases according to eqn. 6. Since the 
current gain U is inversely proportional to W;,  as the 
collector voltage increases, the transistor gain increases, 
thereby compensating for the increase in collector 
current. 
The traditional approach to control of the base 
current and hence the collector voltage is to use a Baker 
clamp. At these high power levels, the developed Baker 
clamp used to control the transistor in a steady state 
proved too slow, despite having a submicrosecond 
response as a result of low circuit inductance. 
Using a proportional base drive during high collector- 
current di/dt cannot practically provide optimal base 
current conditions. Using a higher proportion of the col- 
lector current would unnecessarily prolong saturation 
delay when operating in the transistor's high gain mid- 
current region. The current transformer ratio is selected 
so that at maximum collector current, the forward bias 
safe operating area (FBSOA) V,, limit is not exceeded. 
The FBSOA is bounded up to 50 V by a maximum col- 
lector current of 500 A. The associated on-state loss 
increase must be acceptable. At a collector current of 
365 A, which includes a diode recovery current of 45 A, a 
collector voltage rise to 40 V was deemed acceptable. 
After the freewheel diode peak recovery current, the 
collector voltage falls, as shown in Fig. 6. Excess energy is 
stored in the inductances L, ,  L,, LS, and the leakage 
inductance of CT, due to diode recovery. The excess 
energy in L, and L, charges the voltage clamp, V C 3 ,  
as the current in L, falls from I, + I,, to I, and the 
current in L ,  falls from I, ,  to zero. The current in LS1 
and CT, decays from I ,  + I,, to I, in the path 
LS,-CT,-T,-T,-D,,. The inductance of LS, and CT, 
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should be minimised to reduce semiconductor power loss 
in the low-voltage discharge loop, and to minimise the 
current decay time. A portion of the energy stored in 
CT, and LS, is transferred to the load when the load 
voltage is increased as the voltage clamp V C ,  charges. 
The current-transformer circuit in Fig. 7b is used to 
detect the freewheel diode peak recovery current instant. 
The circuit is electrically isolated and detects a change in 
sign of dildt. Since the secondary voltage is very low and 
core saturation can occur after 1.8 ps,  a very small ferrite 
transformer core can be used. Following a fixed delay, 
the circuit is used to reactivate the linear detection circuit 
in Fig. 7a, and after diode recovery, when the collector 
voltage has fallen to 8 V, switch Tb is turned off and Tbl is 
turned on. That is, the 40% IC boost base current is 
turned off and 20% I ,  base current is used. 
15v 
reset 
BA159 IN4148 
1 I  
11, 1 nF i 
6V 
BY206 
b 
Fig. 7 Collector detection circuits 
a Linear detection circuit 
b Diode recovery detection circuit 
4.1.3 Stage 3, steady state: The base current is con- 
trolled by the novel high-speed shunt regulator shown in 
Fig. 8, which maintains the emitter switch collector 
voltage at any desired level. 
15V 
BA1 59 
OT500 
IN4148 
--pj---2;c 2xBYT30Pl-1000 ;ie 
BY 531-60 
Fig. \ 8 Shunt bypass antisaturation circuit 
The collector voltage is sensed via a low current high- 
speed high-voltage diode D,, which controls the shunt 
complementary transistor pair T2 and 7".  The base 
diodes D, and D, set the collector on state voltage level 
to 3 V, according to 
+ vD5 + "be = "6e + vDas -t "ce (8) 
The shunt circuit is prebiased to an off state by R,  and 
DZ,  to give good stability and a high bandwidth. 
An antisaturation circuit renders the turnoff period 
less sensitive to variation in collector current, conduction 
period, temperature and transistor production tolerances. 
The conventional antisaturation circuit, the Baker clamp, 
can shunt significant base current into the collector 
because of the wide variation in gain with collector 
current and temperature. In nonDarlington configu- 
rations, the collector diode D,, of the Baker clamp is a 
high-current high-voltage high-speed device. At transistor 
turnoff, the reverse recovery current from the diode D,, is 
injected as noise into the base circuit. In Fig. 8 the diode 
D,, which completes a feedback connection, only con- 
ducts a low current. Hence, little recovery current results. 
No injected noise problems are incurred. A low sensing 
current results because of the very high gain (2500) of the 
low-voltage shunting transistors T2 and T, . 
4.2 Base -drive modifications 
To provide optimal base current for the bipolar tran- 
sistor, a three stage adaptive drive circuit is used. The 
minimum switch on time is set to 0.5 p s  at full current 
rating to limit any instability. The switched maximum on 
time is set by the saturation time of the current trans- 
former CT,, designed to be greater than 62 ps,  which is 
suitable for 16 kHz and ultrasonic switching. 
Base-drive circuit complexity can be significantly sim- 
plified with little degradation in performance for many 
applications, particularly if the switching frequency is less 
than 20 kHz. 
The current transformer CT,, 40% boost winding and 
associated circuitry may be omitted, by increasing the 
magnitude and duration of the start pulse to cover the 
maximum expected time to the peak of freewheel diode 
reverse recovery. The 20% I ,  base current is provided 
simultaneously with the uncontrolled start pulse. 
The shunt regulator and associated antisaturation cir- 
cuitry may be dispensed with since turnoff occurs with 
unity reverse gain. Saturation delay will increase, particu- 
larly at low collector currents, and turnoff loss is 
increased due to the increase in voltage rise time. 
If losses are not a limitation, the collector circuit 
saturable reactor LS, is dispensable. 
By simplifying the base drive circuitry a significant 
reduction to the control logic circuitry results. 
4.3 Turnoff 
The load current I, is diverted from the emitter switch to 
the freewheel diode Df, by simultaneous 
(a) turnoff of the MOSFETs T,  and Tbl (Tb is already 
(b) turnon of the clamp MOSFETs T,  and the base 
current diverting MOSFET q. 
The collector linear detection circuit, Fig. 7a, is disabled. 
A number of turnoff stages occur as shown in Fig. 6. 
off) 
4.3.1 Stage I ,  saturation delay: The transistor emitter 
current is diverted to the base and through the shunt T,  
at over lo00 Alps. To attain this high current diversion 
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rate, the stray inductance in the loop formed by T , ,  the 
base and emitter of T,, D, and T,  must be low. A high 
reverse base current transfer rate significantly reduces the 
saturation delay time. The special biasing network across 
the drain to source of the emitter MOSFET T,  lifts 
the emitter potential to 45 V. With 40 nH stray induc- 
tance, the emitter current is forced into the base at over 
1125 Alps. 
During the turnoff process there must be no forward 
base current if failure of bipolar transistor T, is to be 
prevented. Practically, reverse emitter current should 
flow to swamp any parasitic base current oscillations 
during the transfer of the emitter current. 
To meet this requirement three circuit aids have 
proved desirable: 
(i) While the collector current continues to flow, the 
current transformer action of C T ,  must be preserved. At 
turnoff the base current from the current transformer is 
diverted into the emitter-drain connection of the emitter 
switch via MOSFET & and Zener diode ZD,. The 
diverted current gives a reverse emitter current, flowing 
through the clamp MOSFET T,  until the emitter junc- 
tion recovers. The charge required for the emitter junc- 
tion to recover is dependent on the forward current 
previously flowing and, likewise, so is the reverse emitter 
current, by current transformer action. Thus the reverse 
drive is adaptive and forces the emitter junction to 
recover before transistor T, turns off. The emitter junc- 
tion cannot support a voltage until it has recovered and 
consequently the emitter is held at zero potential by the 
clamp MOSFET T,.  The emitter voltage falls from 45 V 
to zero potential as the emitter current falls through zero 
to the negative current transformer level. As the emitter 
junction recovers it will support a voltage up to its ava- 
lanche breakdown of typically 18 V. At this point the 
current from CT, is diverted to the lower voltage clamp 
path, Z D ,  . 
(ii) At low collector current levels and at the end of 
turnoff a small current transformer CT, maintains a 
reverse emitter current in case the emitter junction has 
not fully recovered. During turnoff, very high di/dt values, 
in association with stray inductance, lead to large voltage 
transients. Therefore a current transformer was used to 
maintain a steady reverse current pulse of 5 A for 1.5 ps 
during any voltage transitions. 
(iii) During the off period the RC snubber formed by 
R,  and C,, and the MOSFET T, output capacitance, 
provides a steady state reverse leakage current to main- 
tain a reverse biased emitter junction. 
4.3.2 Stage 2, collector voltage rise: When the satura- 
tion charge in the collector n-region has been removed, 
the collector voltage rises as shown in Fig. 6. Since the 
emitter has already cut off, the collector voltage rises, 
ultimately, at over 5000 V/ps without second breakdown. 
The collector current is yet to fall. 
The voltage rise time is significantly increased if 
turnoff is initiated from a deep saturation state. Because 
of the very large excess minority base charge, the SCL 
penetration is slowed for a given collector current. The 
final portion of the voltage rise is linear and is dominated 
by the charging of the transistor collector junction deple- 
tion capacitance. 
4.3.3 Stage 3, current fall: Once the collector voltage 
exceeds the rail voltage, the collector current, and hence 
the reverse base current, falls at over 3000 A/ps. Induc- 
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tance produces package base-terminal voltage transients 
of up to 40 V and down to -60 V for short intervals. 
The collector junction of the transistor T, behaves like a 
diode with a hard recovery characteristic. Once sufficient 
charge has been removed through the base circuit, the 
collector junction rapidly recovers and snaps off. Current 
flowing in the 40 nH of stray inductance Lb of the base 
clamp circuit continues to flow, adopting a release path 
through the parasitic diode of the cascode MOSFET T,  
and the emitter junction of T,, which avalanches. The 
stored energy +Lbli  is dissipated in the emitter junction 
as shown in Fig. 6. Stray inductance must be low to 
prevent excessive emitter junction loss. Release of this 
stored energy ensures the emitter is reverse biased. 
5 Emitter switch performance 
Typical switching waveforms are shown in Fig. 9. Fig. 9a 
shows the three stages of the base turnon current and the 
resultant collector waveforms are shown in Fig. 9b. 
Turnon loss is minimal due to the action of the saturable 
reactor LS,, which delays the current rise until the collec- 
tor voltage has fallen. Collector desaturation to 30 V is 
produced at diode recovery. 
Turnoff waveforms are shown in Fig. 9c. Current mea- 
surement in the collector was not possible because of the 
inductance effects introduced by the current probe. An 
indirect measurement approach is used involving moni- 
toring the base current, at the base terminal. Fig. 9c 
shows that the collector current transfers to the base at 
just over 1000 Alps. A high transfer rate is essential in 
order to minimise the saturation delay time. 
Also of importance for minimal saturation delay time 
and voltage rise time is the on-state collector to emitter 
voltage, as shown in Figs. 9 d  and e. The collector voltage 
rise time t,, increases with decreased u , , ( , ~ ~ ) .  It is impor- 
tant to use crossover time rather than the more com- 
monly specified current fall time in assessing switch 
performance. An antisaturation circuit reduces the time 
of the initial parabolic voltage rise. The risetime to 50% 
of the rail voltage takes between 70 to 80% of the total 
rise time. The final part of the high duldt voltage rise is 
linear as the collector current charges the collector junc- 
tion depletion capacitance. 
All turn off characteristics are dependent on the on- 
state collector to emitter voltage, which is adjusted by 
the number of series base diodes, D, and D,, in Fig. 8. 
Fig. 10 shows the turnoff characteristics for different satu- 
ration levels before turnoff. The number of biasing 
diodes is given by the parameter K .  These graphs show 
that an antisaturation circuit decreases storage time, Fig. 
loa, crossover time, Fig. 10b and voltage rise time, Fig. 
lOc, while the current fall time, Fig. 10d only slightly 
increases with the uce(Sat) level. Although a high uce(,at) 
increases on-state loss, the high frequency switching loss 
is decreased due to decreased voltage rise time, Fig. 10e. 
Three transistors of similar voltage rating, but differ- 
ent current ratings are characterised at turnoff, with 
K = 2, in Fig. 11. The three devices are characterised in 
Table 1 of Appendix 15. 
At turnoff a short duration voltage overshoot occurs 
due to unchanged collector inductance, as shown in 
Fig. 9c. This high voltage is coincident with the fall in 
collector current. This voltage was constrained to be 
greater than the V,,, rating, but for safety less than the 
V,,, limit, at maximum current. The smaller area lower 
current devices produce a larger overshoot. Variation of 
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the supply voltage, between 500 V and 700 V, did not 
result in any significant change in turnoff parameter 
values. The voltage rise time increases slightly with 
increased supply voltage. 
The DT47-1050 was tested to 140A. The saturation 
delay was decreased to less than 800ns from the rated 
3.5 ps, while the current fall was decreased to under 40 ns 
from the rated 1 ps. 
The DTlOG900 was extensively tested. The saturation 
delay was deceased from the rated 8 ps to under 750 ns 
and the current fall time was reduced from the rated 1 ps 
to less than 100 ns at higher currents, up to 260 A. 
start  
pulse 
boost steady- state 
pulse current 
r 
a 
250A r r  
The DT500-1000 was tested to 720 V DC and 320 A. 
This being the equipment limit. The storage time was 
maintained below 700ns and very short voltage rise 
times are produced as shown in Fig. 1 lb. 
6 GTO thyristor cathode switch 
At turnoff the GTO suffers from a long storage time and 
current fall time as well as a prolonged current tail. 
Nonetheless, it has advantages over the 
sistor. The gate on drive requirements 
simple and power handling capability 
DT500 
-y-vc* 
bipolar tran- 
are relatively 
in a similar 
250A 
3 OV 
L 
b 
DTL8 -850 
collector-source voltage 
- collector current 
- 
- 
c d 
DT48-850 
A 
collector current 
' c  "c s I 
Fig. 9 Emitter switch waveforms 
a Three base current stages; V = 150 V/div; t = 1 ps/div; I = 20 A/div 
b Collector voltage and current at turnon; V = 150 V/div; t E 200 ns/div; 
I = 50 A/div 
c Reverse base current and collector voltage at turnoff; V = 150 V/div; 
t = 120 ns/div; I = 40 A/div - - d Collector voltage and current at turnoff with antisaturation circuit (K = 2); 
e Turnoff from hard saturation (K = 0); V = 100 V/div; t = 50 ns/div; I = 10 A/ 
I I I I h I V = 100 V/div; f = 20 ns/div; I = 10 A/div 
V 
e div 
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package is increased, with voltage ratings up to 9000 V 
available. 
Fig. 12 shows the circuit diagram for a GTO thyristor 
cathode switch. No conventional RCD turnoff snubber is 
used across the GTO. Much of the circuitry is as for the 
emitter switched transistor, with the main simplifications 
being made to the turnon circuits and associated control 
logic. 
No antisaturation shunt regulator is used. The current 
transformer is retained, not to provide gate current in the 
on state, but rather to provide reverse cathode current at 
m C
Y 3 0 0  
200 
I 
- 
- I O O O t  
I 
0 20 40 60 80 
a 
I , ,  A 
‘r, 
\ 
x \  
r switching f r e q u e n c y ,  kHz 40 
L I I I , I I 1 
20 40 60 80 
01 
0 
I , ,  A 
e 
turnoff. The anode circuit does not incorporate a satur- 
able reactor as used with the emitter switch. 
6.1 Turnon 
Once T,  has been turned on and T,  turned off, switch 
turnon is started with a current pulse, via switch Tal, of 
30 A for 6 ps ,  followed by a constant gate current of 2 A. 
The linear inductor L,  + L , ,  in the anode circuit, limits 
the initial dildt to less than 500 A/ps. The secondary 
winding of the current transformer CT,, , ,  is shorted by 
MOSFET Gl. Twenty per cent of the anode current 
I 500 
4 00 I 
X K = O  
\ x  
\ 
K = 2  
01 I I I 
0 20 LO 60 80 
I , ,  A 
b 
Fig. 10 
characteristics (DT48-MO) 
a Storage time 
b Crossover time 
e Voltage rise time and current fall time 
d Switch voltage drop 
e Conduction plus turnoff power loss 
Variation with collector current of emitter switch switching 
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flows around the low-voltage loop, thus allowing a long 
on time before core saturation. 
I I I 
6.2 Turnoff 
The cathode MOSFET T,  is turned off to open circuit 
the cathode and T, is turned on to take up the anode 
current. The switch Gl is turned off and a current IJ5 is 
diverted via diode D, to the cathode circuit. This current 
cuts off the cathode junction. Once the cathode has cut 
off, the GTO turns off like a p n p  transistor in the V,,, 
mode. The anode voltage and reverse gate current at 
turnoff are shown in Fig. 13. 
r 
300 - 
I 
Fig. 11 
power transistors at 700 V ( K  = 2) 
a Storage time 
b Voltage rise time 
c Current fall time 
Collector current effects on switching characteristics for three 
cTla,b U Y 
Fig. 12 
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Detailed circuit diagram of cathode switch 
Ir 
1 
I I ,=80A I /  
b 
Fig. 13 
a DG306SE21 with anode shorts; V = 150 V/div; t = 200 ns/div; I = 50 A/div 
b DGT304SE10; V = 150 V/div; t = 100 ns/div; I = 40 A/div 
Typical anode turnoffwaoeforms for two GTO thyristors 
Additional reverse cathode current, 5 A for 4 ps, is 
provided by the current transformer CT, . This current is 
used to cut off the cathode at low anode currents and 
after long on times. Under such conditions the current 
transformer CT, magnetising current may represent the 
full anode current. Hence no secondary current in CT,,, 
is produced to aid cutoff of the cathode. 
After saturation delay, the anode voltage rises beyond 
the rail voltage where it is controlled by the voltage 
clamp V C z  . Relatively low di/dts occur at turnoff, hence 
transient voltages due to stray inductance are lower than 
with the emitter switch. 
The turnoff waveforms differ from those of the emitter 
switch, only in as far as an anode current tail occurs with 
the GTO thyristor. 
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7 Cathode switch performance 
Two GTO thyristors were tested in the cathode switch 
configuration. Electrical characteristics are summarised 
in Table 2 of the Appendix. 
I 
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Fig. 14 
a, b Variation of storage time, voltage rise time and current fall time, with anode 
current magnitude 
c, d Current tail magnitude variation with supply voltage and anode current prior 
to turnoff 
Turno~characteristicsfor two GTO thyristors 
The devices were tested at DC voltages between 500 V 
and 700V and at currents from 30A to 320A, at a 
16 kHz switching rate and a 50% on-state duty cycle. 
Fig. 13 shows the switching waveforms at 720 V DC and 
300 A. The reverse gate current I , ,  conducts the full 
anode current which comprises the current fall time and 
the current tail. The tail current occurs on the cathode 
switch for around 15 p s  for the high voltage device, which 
has anode shorts. The tail current decays exponentially 
with a time constant z of about 2.5 ps .  A 6 ps tail current 
occurs with the low-voltage device, which does not have 
anode shorts. 
It is seen in Fig. 13 that a snubberless anode voltage 
rate of rise in excess of 4000 V/ps is safely experienced. 
The device critical dvldt rated limit with a conventional 
gate drive is 500 VIPs. 
Fig. 14a and b show various turnoff switching times. 
The saturation delay t,, at turnoff is significantly 
reduced, to less than 600 ns at 320 A. The voltage rise 
time t,, decreases with increased anode current as the 
depletion layer capacitances are quickly charged. The 
cathode switch improves switchoff characteristics, but the 
initial magnitude of the tail current is increased. Figs. 14c 
and 14d show that the initial magnitude of the current 
tail I ,  is proportional to both turnoff anode current and 
DC rail voltage [lo, 12, 171. 
8 Current tail 
At turnoff the GTO tail current dominates power losses 
at higher frequencies and restricts the minimum off time. 
In very high voltage (> 3000 V) GTO applications, tail 
loss may restrict the operating frequency to less than a 
few hundred Hertz. The gate and cathode at turnoff do 
not significantly affect the turnoff tail characteristics, 
since these terminals do not influence the wide, low con- 
centration n-base region of the GTO. This high resistivity 
region is essential to produce a high voltage device and 
results in hole minority carrier lifetimes in excess of 
100ps. The n-base region affects both turnon and 
turnoff characteristics. 
At turnon during a high dildt the wide n-base makes 
the GTO look like an npn transistor. At specified initial 
dildt, during freewheel diode reverse recovery, the GTO 
anode voltage rises, having fallen to near zero, in spite of 
a large initial gate current pulse. The inherent regener- 
ative mechanisms of the thyristor respond too slowly 
because of the long carrier transit time associated with 
the n-base. For this reason a very high initial gate current 
pulse is used in an attempt to swamp dildt effects. 
The turnoff current tail, with-initial value I ,  is due to 
the n-base excess hole charge Qo = IrzF which remains 
after all the p-base charge is consumed. By the method of 
charge control parameters [ 161 the charge decays 
according to 
Qh(t) = I ,  zF (9) 
where zF, the base forward transit time, is given by 
. ,  
‘F zh z B  
z, is the hole lifetime and T~ is given by eqn. 6. The mag- 
nitude of the anode diffusion current flow is therefore 
The anode current is shown to be an exponential tail. 
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The hole charge o0 should be minimised to reduce the 
tail current. This can be done in two ways. First by using 
the GTO near its voltage rating and secondly by using a 
GTO with an n-type anode junction buffer in the n-base. 
9 Cascode switch control aspects 
9.1 
Two fault detection and protection circuits are used. The 
first detects a freewheel diode or short circuit load fault, 
and the second circuit detects an overcurrent or base 
drive fault condition. 
(i) At turnon the collector voltage fall is detected by 
the circuit in Fig. 7a and the current is controlled by L,  
and L,  at 200Alpus. For the freewheel diode D,,, 
maximum recovery current occurs within 1.8 ps.  The 
circuit in Fig. 7b is used to detect the instant of freewheel 
diode peak recovery current. If recovery is not detected 
within 1.8 p s  ( I ,  = 360 A), and vce(sat) is greater than 8 V, 
as detected by the circuit in Fig. 7a, either an overcurrent 
or diode failure is assumed. The base drive is latched off 
and a fault indicated. 
(ii) During the switch on state, after the turnon tran- 
sient, the collector voltage level is monitored by the 
circuit shown in Fig. 7a. After detection of the peak of the 
reverse recovery current by the circuit in Fig. 7b, the col- 
lector voltage is given a specified time (1 ps) to fall below 
8 V. If the collector voltage does not fall to this level, or 
having done so subsequently exceeds 8 V, an overcurrent 
fault or base drive failure is assumed and the base drive is 
latched off and a fault indicated. Since the transistor is 
already in the quasisaturation region near the linear 
region, rapid turnoff occurs without saturation delay. 
The collector inductance, 3 pH, constrains the over- 
current within the FBSOA. Base drive failure is detected, 
when the collector voltage does not fall to less than 8 V 
within 0.5 ps,  at turnon. 
Fault protection for the emitter switch 
9.2 Load power factor considerations 
Transistor turnon in three stages is applicable to loads 
that always absorb power. In a bridge configuration, with 
a reactive AC load, during a portion of an AC cycle, 
energy is returned to the supply. At such times, the free- 
wheel diode in parallel with the switch to be turned on is 
conducting. The switch supports a slight negative 
voltage, a condition that can be detected by the circuit in 
Fig. 7a. Given that a diode fault condition has not been 
previously detected by the complementary switch, a 
modified 3 stage turnon sequence is initiated when the 
collector voltage rises above 8 V, as detected by the 
circuit in Fig. 7a. The base boost winding need not be 
activated as no diode recovery occurs. Diode recovery 
detection is not a prerequisite for turnon. Minimal 
current crossover distortion occurs and reverse transistor 
current through the collector junction, instead of the free- 
wheel diode D,, , is avoided. 
In the case of the GTO, the normal turnon sequence is 
started once the circuit in Fig. 7a has detected the anode 
voltage reaching 8 V. 
10 
The main components shown in Fig. 1 were held in a 
compact, water cooled, clamp arrangement, as shown in 
Fig. 15. Disc package GTOs and bipolar transistors were 
tested in a clamp, so devices were easily interchanged. 
The ground level cascode MOSFETs T, (4 x T03P) were 
connected, without isolation, onto the cathode/emitter 
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Test rig and measurement apparatus 
clamp aluminium bar, which was water-cooled. A copper 
busbar was used for the zero voltage rail. The shunt com- 
ponents, MOSFETs T,  (2 x T03P) and Chromium 
Schottky diodes D, (2 x T03P) were connected without 
isolation to a second copper, 2 cm wide busbar. Minimal 
heatsinking is required for the shunt components because 
of their low on state duty cycle, being used only during 
the storage time and current fall time. The shunt circuit 
exploits the high pulse capabilities of the MOSFET and 
Schottky diode. 
tightening 
,- 
’ nuts 
__J~ n s u I at I ng 
washers 
aluminium 
U U 
Fig. 15 Construction arrangement of cascode switches 
The disc package freewheel diode was clamped so as 
to share the same two isolated studs as used in the clamp 
for the bipolar power switch. All four clamp bars are iso- 
lated from the two studs and clamp at each end. Minimal 
heatsinking was necessary because each of the four iso- 
lated island bars were water cooled. This efficient cooling 
method facilitated a compact arrangement which affords 
minimum stray inductance. 
Current measurements were performed with a Tek- 
tronix AC current probe P6021, which has an upper 
cutoff frequency of 54MHz and can measure 320A 
before probe distortion. The probe was used in the base, 
or gate, lead where its 500 A p s  rating was not exceeded. 
Voltage measurements were made with P6009, X100, 
120MHz probes and all voltage and current measure- 
ments were recorded by digital oscilloscope HP-5411 lD, 
which performs simultaneous sampling on two channels 
at 1 GHz. 
RFI filters and isolation transformers with low inter- 
winding capacitance were used on all-power supplies and 
the pulse generator. The gate/base drive and control cir- 
cuitry was shielded with steel sheeting, with signals trans- 
mitted via feed through capacitors, twisted pairs and 
shielded cable as appropriate. 
11 Alternative GTO thyristor cascode switches 
1 1 . I Double -gate G TO thyristor 
The 6000V double gate GTO, with access to both the 
p-base and n-base was developed by Toshiba to reduce 
turnoff loss in high voltage GTOs [18]. An anode n-base 
n-buffer is used to attain a high voltage rating and to 
minimise the n-base lateral resistance. The device is suit- 
able for use with a cascode switch in the anode as well as 
in the cathode as shown in Fig. 16. 
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Saturation delay with turnoff that uses only the n-base 
gate takes over 50 ps. As a consequence, accurate timing 
of turnoff via the p-base gate, in association with n-base 
n-base 
a b 
Fig. 16 
ristor 
a Anode current in the on state 
b Diversion of principal current through the two gates 
Current through the dual gate, dual cascode switch, GTO thy- 
gate turnoff is essential to minimise turnoff loss under a 
double gate turnoff mode. Using conventional gate 
turnoff drive circuits, turnoff loss is reduced by a factor of 
20, with virtually no tail current, provided gate turnoff is 
suitably synchronised. 
The double gate GTO cascode switch as shown in 
Fig. 16 would behave like a p n  diode during recovery, 
just as with the emitter switched bipolar junction tran- 
sistor at turnoff. The use of a cascode anode switch con- 
figuration would reduce the saturation delay by over an 
order of magnitude, from over 50 p s  to less than 5 ps, 
because of a unity turnoff gain. Any p-base gate on drive 
current is removed during the saturation delay period. 
The subsequent rise in anode voltage, detected by the 
circuit in Fig. 7a, turns on the cathode switch. The 
remaining small p-base charge is removed rapidly as the 
cathode cuts off, without producing a current tail. Adapt- 
ive well synchronised turnoff of both gates may be 
achieved, minimising turnoff loss, independently of anode 
current magnitude and junction temperature. 
11.2 Conventional p-base gate GTO thyristor 
The anode shorted, defocussing structure of the conven- 
tional GTO is not optimal for either the single gate or 
the double gate cascode switch. Fig. 17a shows the con- 
ventional anode shorted structure during cathode switch 
turnoff. Since all the anode current is diverted to and 
extracted from the gate, the current filament is pulled 
undesirably to the p n - p  regions as shown. This action 
anode  
Ig 7=-- a b 
Fig. 17 
a Conventional turnoff 
b Modified GTO or double gate GTO thyristor turnoff 
GTO thyristor anode current during turnoff 
promotes anode injection. Interchange of the anode side 
p and n regions, as with the double gate GTO and as 
shown in Fig. 17b has two consequences: 
(i) In the on state a true vertical pnpn thyristor section 
is in conduction, thereby minimising the on state voltage. 
(ii) At turnoff, when the anode current is diverted to 
the two gates, the current filament is pulled towards a 
p-n region between the two gates as shown in Fig. 17b. 
Turnoff is similar to that of the emitter switched bipolar 
transistor, and occurs without any current focusing at 
either the cathode or anode junctions. 
12 Conclusions 
Design and performance aspects for the emitter switched 
bipolar transistor and the cathode switched GTO thyris- 
tor, have been presented. The cascode switch principle 
allows high power semiconductor switches to be used 
close to their maximum 1/11 rating at high frequencies 
and without the need for conventional RCD turnoff 
snubbers. Inductive turnon snubbing is essential at high 
frequencies because of freewheel diode recovery effects on 
the switching device. 
The bipolar transistor emitter switch has been oper- 
ated at over 230 kVA on a 720 V DC rail at a modula- 
tion frequency in excess of 50 kHz. The transistor is 
operated at its V,,, voltage rating. Switch minimum on 
and off times are circuit restricted rather than semicon- 
ductor device limited. Minimum off times of less than 
3 p s  are possible by using a dual voltage clamp to reset 
the magnetic components. Minimal transistor turnoff 
time is achieved by using a three stage optimal adaptive 
base current control technique that prevents excess base 
charge arising under all collector voltage and current 
conditions. 
The snubberless cathode switch has been operated at 
720 V DC, 320 A without any indication that these limits, 
particularly the voltage, cannot be significantly extended. 
At a 16 kHz operating frequency, the duty cycle is severe- 
ly restricted by the GTO minimum on-time specification 
of 20 ps. The GTO thyristor minimum off time has been 
significantly reduced by the large reduction in the satura- 
tion delay time component. The tail current time com- 
ponent of the thyristor minimum off time is unaffected. 
At a switching frequency of 16 kHz the duty cycle varia- 
tion is limited to 20%, from 32% to 52% on-time duties. 
At this frequency 85% of losses are contributed by the 
tail current. The reduced saturation delay time enhances 
GTO thyristor fault protection capabilities, decreasing 
the amount of anode circuit inductance required. 
For each cascode switch type, a reduced current fall 
time, improved dvldt rating and a reduced saturation 
delay are traded for increased circuit complexity and on 
state loss. 
The cascode configuration can be utilised on static 
induction (field controlled) devices, where turnoff current 
gains are low at higher currents. 
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15 Appendix 
Table 1 : Bioolar transistor characteristics 
DT47-1050 1050 850 150 175 1.7 29.5 3.5 1.0 
DT100-900 900 800 200 300 2.5 38 8.0 1.0 
DT500-1000 1000 850 400 500 3.75 44 9.5 1.5 
Table 2: GTO thyristor characteristics 
V,,,. V,. I,,,. I,,,. t,,, t,,. dvldt. dildt. 0,. 
V V A A ps ps V/ps Alps rnrn 
DGT304SE10 1000 800 250 700 11 0.9 500 500 29.5 
DG306SE21 2100 1800 210 600 12 2.0 500 300 29.5 
Table 3: Electrical device data 
~ 
D,, 
T, 
T,  
To, 
T,, 2MTH30N20 
r, 2 ~ 6 7 7 3  
D,, BA159 
ZD, 4 1.6KE15C 
D, 
Tb, 1 MTH30N20 
T3 ZTX749 
T, MTH40N10 
ZD, 41.6KE30 
DSF5712 1200V 8 p Q  @ 300 A, -80 Alps and 125°C 
2 T03P IRF050 50 V 18 mn 
4T03P IRF050 50V 18 mn 
1 TO220 IRF642 200 V 0.22 m n  
2 MBR3045PC 45 V 30 A 
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